Any tile can be a source tile to forward its low frequency reference clock within a tile group, note the constraints mentioned in the previous section. For example, in a tile group comprising of all RF-DAC and RF-ADC tiles, the source tile must be a RF-DAC tile that has external clock input pins.
Figure 1. PLL Reference Clock Forwarding
