Monitor Receive Register (MON_RECEIVE) - 1.0 English - PG268

This 32-entry-deep FIFO contains data received from the SEM monitor. The FIFO bit definitions are shown in the following table. Reading this register results in reading the data word from the top of the FIFO. When a read request is issued to an empty FIFO, a bus error (SLVERR) is generated and the result is undefined. The register is a read-only register. Issuing a write request to the receive data FIFO does nothing but generates a successful write acknowledgment. Table 2 shows the location for data on the AXI slave interface. The register is only implemented if C_INTERFACE is set to 0.