Random based and directed testing of entire TMR subsystems has been performed on supported boards, verifying nominal operation, fault injection and SEM interface support. This includes ensuring that all supported interfaces operate nominally.
Random based and directed testing of entire TMR subsystems has been performed on supported boards, verifying nominal operation, fault injection and SEM interface support. This includes ensuring that all supported interfaces operate nominally.