Subclass 2 is only supported for 8B10B linecoding. Subclass 2 supports
deterministic latency using only the SYNC
signal. The timing and
clocking requirements for the launch (by an RX core), and capture (by a TX core) of the
SYNC signal are key to achieving reliable deterministic latency. Care must be taken to
ensure the timing of this signal is met.