The DisplayPort IP supports CVT standard RB and RB2 reduced blanking resolutions. As per the CVT specifications RB/RB2 resolution has HBLANK ≤ 20% HTOTAL, HBLANK = 80/160 and HRES%8 = 0.
For the CVT standard, RB/RB2 resolutions end of the line reset need to be disabled by setting the corresponding bit in the Line Reset Disable register (0x008 for the receiver). For the Non-CVT reduced blanking resolutions, where HRES is non-multiple of eight, end of line reset is required to clear extra pixels in the video path for each line.
The DisplayPort transmitter knows the resolution ahead of time hence reset disable can be done during initialization. In the DisplayPort receiver, when a video mode change interrupt occurs the MSA registers can be read to know whether the resolution is reduced blanking or standard resolution and the corresponding bit can be set.