Verilog Flow - Verilog Flow - 1.3 English - PG213

The Root Port Model provides a mechanism for outputting the simulation waveform to a file using the +dump_all command line parameter.