PTP System Timer Ports - 4.1 English

10G/25G High Speed Ethernet Subsystem Product Guide (PG210)

Document ID
Release Date
4.1 English
Table 1. PTP System Timer Ports
Signal Direction Clock Domain Description
sys_tod_sec[48:0] O ts_clk System timer ToD seconds field
sys_tod_ns[31:0] O ts_clk System timer ToD nano-seconds field
sys_tod_corr[63:0] O ts_clk System timer ToD CF format
update_timer O ts_clk Sync update pulse to the port timer blocks.

Asserted when the master timer is synchronized either by the Ext ToD I/F or via register updates.

sys_timer_1pps_out O ts_clk 1-PPS output to external ToD bus block

This port is asserted when system timer’s nano-second field rolls over.