This section describes the pin rules for 7 series FPGAs:
- Non-continuous IO usage is allowed for D-PHY TX and RX interfaces but not recommended.
- Restrict the IO selection within the single IO bank.
- Select SRCC/MRCC pins for D-PHY RX clock lane.
This section describes the pin rules for 7 series FPGAs: