The splitter input and output are video over AXI4-Stream interface. The following figure shows the timing of this interface.
Figure 1. Video over AXI4-Stream Interface
Timing
Based on the mode, the Core Control register (CORE_CONTROL_REG) of the dual splitter must be configured for input and output samples per clock. See for a description of CORE_CONTROL_REG.