The subsystem uses AMD AXI Interconnect IP core, as a crossbar which contains an AXI4-Lite interface. The following figure shows the AXI slave structure within the DisplayPort TX Subsystem.
Note: For MST with N streams, there are N Video Timing
Controllers. See .
Figure 1.
AXI4-Lite Interconnect within
DisplayPort TX Subsystem
