Core Clock - Core Clock - 4.1 English - PG198

The JESD204 PHY core operates using a 32-bit (4-byte) datapath. The device clock for the core logic therefore runs at one quarter of the byte clock rate (1/ 40^th of the serial line rate). For the JESD204C and JESD204 PHY cores, this is referred to as the core clock.