Reference clock input should be given location constraints appropriate to your top level design and to the placement of the transceivers.
Core clock input (if required) should be given location constraints appropriate to your top level design.
Reference clock input should be given location constraints appropriate to your top level design and to the placement of the transceivers.
Core clock input (if required) should be given location constraints appropriate to your top level design.