Reference clock and core clock resources require location constraints appropriate to your top level design.