|
Core Specifics |
| Supported Device Family
1
|
AMD Virtex™
UltraScale+™
, AMD Kintex™
UltraScale+™
, AMD Zynq™
UltraScale+™
,
Virtex UltraScale, Kintex UltraScale
|
| Supported User Interfaces |
Segmented local bus (LBUS) |
| Resources |
Performance and Resource Use web
page
|
| Provided with
Core
|
| Design Files |
Verilog |
| Example Design |
Verilog |
| Test Bench |
Verilog |
| Constraints File |
Xilinx Design Constraints (XDC) |
| Simulation Model |
Verilog |
| Supported S/W Driver |
N/A |
| Tested Design
Flows
2
|
| Design Entry |
AMD Vivado™ Design Suite
|
| Simulation |
For supported simulators, see the
Vivado Design Suite User Guide: Release
Notes, Installation, and Licensing (UG973). |
| Synthesis |
Vivado Synthesis |
| Support |
| Release Notes and Known Issues |
Master Answer Record: 58697
|
| All Vivado IP Change
Logs |
Master Vivado IP Change Logs: 72775
|
|
Support web
page
|
- For a complete list of supported devices, see the Vivado IP catalog.
- For the supported versions of third-party tools, see the
Vivado Design Suite User Guide: Release
Notes, Installation, and Licensing (UG973).
|