Set the core_drp_reset signal High. Perform the DRP write/read operation. After the DRP operation, set the core_drp_reset signal Low. Wait for the core alignment.