The ports described here indicate the pins at the block level. The block-level design instantiates the core, clock selection logic, and shared logic if the Include Shared Logic in Core option is selected. In most cases, the block-level design is located in the IP catalog and placed in the Vivado IP integrator.