The following figure shows test bench for the AXI Quad SPI example design. The top-level test bench generates a 200 MHz clock and drives initial reset to the example design.
Figure 1. AXI Quad SPI Example Design Test Bench
The following figure shows test bench for the AXI Quad SPI example design. The top-level test bench generates a 200 MHz clock and drives initial reset to the example design.