The core uses a single clock, aclk, which is common to all the AXI4-Stream
interfaces and event signals.
The optional clock enable signal,
aclken, is used to qualify aclk. When
aclken is deasserted the core state and outputs are halted.
Asserting aclken allows the core to continue processing.