The DDS Compiler has only one clock signal input, aclk. This
is the system clock referred to in equations. There are no special timing or placement
constraints. Because the DDS Compiler has only one clock, there are no clock
domain crossing considerations.