This event signal is asserted for a single clock cycle when
s_axis_data_tlast is Low on the data sample corresponding to
the last channel. This is intended to show a mismatch between the CIC Compiler and
the upstream data source with regard to the channel synchronization. The event pin
is only available when the core is configured to have multiple channels.