The Vivado IDE performs error-checking on all input parameters. Resource estimation and optimum latency information are also available.
Several files are produced when a core is generated, and customized instantiation templates for Verilog and VHDL design flows are provided in the .veo and .vho files, respectively. For detailed instructions, refer to the Vivado Design Suite User Guide: Designing with IP (UG896)