The clock buffer needs to be placed in accordance
with the requirements of the infrastructure cores. See the
1G/2.5G
Ethernet PCS/PMA or SGMII LogiCORE IP Product Guide (PG047) and
Tri-Mode
Ethernet MAC LogiCORE IP Product Guide (PG051) for more details.