Latency is calculated from the point where the core is enabled by writing to the Master
Control register and the arvalid assertion on Master Ports. Latency is
nine clock cycles with delay parameters in PARAMRAM set to zero.
Figure 1. Read Command Issuing Latency
