This parameter determines the width of the read/write address ports on the Master AXI4 interface in the AXI4 mode of operation.
Note: In earlier versions, this value was fixed to 32.
This parameter determines the width of the read/write address ports on the Master AXI4 interface in the AXI4 mode of operation.