Output Generation - Output Generation - 4.0 English - PG112

The following files are generated by the IP core in Vivado IP integrator.

• Verilog/VHDL template
• VHDL source files
• VHDL wrapper file in the library work

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896).