The core offers the option to build the complex multiplier using LUTs only. While this option uses a significant number of slices, achieves a lower maximum clock frequency and uses more power than DSP Slice implementations, it might be suitable for applications where DSP Slices are in limited supply, or where lower clock rates are in use.
The three real multiplier configuration is used exclusively when LUT implementation is selected.