The IP core has one clock input, ACLK , that must be synchronous to all AXI interfaces on the module.