The ECC core supports an active-High synchronous reset (ecc_reset) input. The reset input is applicable only when one or more registering stages are enabled for the design.
The ECC core supports an active-High synchronous reset (ecc_reset) input. The reset input is applicable only when one or more registering stages are enabled for the design.