The ECC core has a single clock (ecc_clk) input and is used only when one or more registering stages are enabled for the design.
The ECC core has a single clock (ecc_clk) input and is used only when one or more registering stages are enabled for the design.