Performance - 3.0 English

AXI4-Stream Infrastructure IP Suite (PG085)

Document ID
Release Date
3.0 English

The performance of an AXI4-Stream Infrastructure IP core is limited only by the FPGA logic speed. Each core utilizes only block RAMs, LUTs, and registers and contains no I/O elements. The values presented in this section should be used as an estimation guideline, actual performance can vary.