The AXI4-Stream FIFO core uses a single
asynchronous reset (s_axi_aresetn). The core stays in a reset
state for three clock cycles after the reset applied.
The AXI4-Stream FIFO core uses a single
asynchronous reset (s_axi_aresetn). The core stays in a reset
state for three clock cycles after the reset applied.