Interrupt Interface - 4.3 English

AXI4-Stream FIFO LogiCORE IP Product Guide (PG080)

Document ID
Release Date
4.3 English

The interrupt signals generated by the AXI4-Stream FIFO core are managed by the ISR and IER registers. The ISR is combined with the IER register to define the interrupt interface of the AXI4-Stream FIFO core. An overview diagram of the interrupt control structure is shown in the following figure.

Figure 1. Interrupt Control Structure