The customized Aurora 64B/66B core is delivered as a set of HDL source modules in Verilog. These files are arranged in a predetermined directory structure under the project directory name provided to the IP catalog when the project is created. For details, see the Vivado Design Suite User Guide: Designing with IP (UG896).