The physical layer is a set of SelectIO™ interface pins that carry source synchronous clock with the data pins.
These I/O pins need I/O Location and I/O Standard constraints. These constraints are board specific and needs to be specified accordingly in the top-level XDC.