Device-specific banking rules for placement of PHY I/O pins need to be considered when specifying the top-level XDC.