This section defines the I/O Interface signals for the following AXI Infrastructure cores: AXI Data Width Converter AXI Clock Converter AXI Protocol Converter AXI Data FIFO AXI Register Slice AXI MMU