When a single master device, typically a processor, accesses multiple memory-mapped slave peripherals, use the AXI Interconnect core in a 1-to-N configuration. In these cases, arbitration (in the address and Write datapaths) is not performed, as shown in the following figure.
Figure 1. 1-to-N AXI Interconnect Use Case
