Table 1. Transmit FIFO Transit Time Register Bits Description 31:14 Reserved 13:0 Transmit FIFO transit time. See Delay Measurement and Requirement 21 (R21).