UltraScale architecture, Zynq 7000 SoC, Virtex 7, and Kintex 7 devices The additional delay through the core is eight datapath clock cycles, or 320 UI.