For a VCS simulation, the following steps are required:
1. In Vivado IDE, change the simulation settings as follows:
° Target simulator: Verilog Compiler Simulator (VCS)
2. On the simulator tab, select Run Simulation > Run behavioral simulation .
IMPORTANT: Simulation is not supported for configurations with the Silicon Revision option set to IES. Only implementation is supported.