The AXI Memory Mapped to PCI Express ® core requires the selection of the initial lane width. Table: Lane Width and Product Generated defines the available widths and associated generated core. Wider lane width cores can train down to smaller lane widths if attached to a smaller lane-width device.