The AXI Memory Mapped to PCI Express core allows you to select the maximum link speed supported by the device. Table: Lane Width and Link Speed defines the lane widths and link speeds supported by the device. Higher link speed cores are capable of training to a lower link speed if connected to a lower link speed capable device.