• The reset logic in the pipe wrapper resets the QPLL when the PCIe Block performs a rate change. When sharing is enabled, the core/logic which is sharing the QPLL must be able to handle and recover from this reset.
• The settings of the GT_COMMON should not be changed as they are optimized for the PCIe core.