Indicates that a received Memory Write packet with an address equal to the value of Root Port MSI Base register will be decoded and reported as an MSI interrupt in the Root Port Interrupt FIFO register.
Indicates that a received Memory Write packet with an address equal to the value of Root Port MSI Base register will be decoded and reported as an MSI interrupt in the Root Port Interrupt FIFO register.