A highly paramerizable transaction based test bench was used to test the core. Testing included the following:
- Reset and Initialization
- Register Access including MDIO
- Frame transmission
- Frame reception, frame filtering and error handling
- All supported PHY interfaces