This tab is available for non-Versal designs. The following figure shows the shared logic placement options available in the IP core.
Figure 1. Shared Logic Placement Options
This tab is available for non-Versal designs. The following figure shows the shared logic placement options available in the IP core.