| Signal | Direction | Clock Domain | Description |
|---|---|---|---|
| reset | Input | n/a | Asynchronous reset for the entire core. Active-High |
| resetdone | Input | userclk | Marks the completion of the gtwizard reset sequence. In cases where the transceiver is not present, this signal is tied to 1. |