1000BASE-X with TBI Example Design - 17.0 English - PG047

The following figure shows the example design for a top level HDL with a 10-bit interface (TBI). The 2.5G mode is not supported in this case.

Figure 1. Example Design HDL for the Core with TBI