Aurora 8B/10B core design is challenging to implement in any technology, and the degree of difficulty is further influenced by:
- Maximum system clock frequency
- Targeted device architecture
- Nature of the user application
All Aurora 8B/10B core implementations require careful attention to system performance requirements. Pipelining, logic mappings, placement constraints, and logic duplications are all methods that help boost system performance.