The Clock Interface is used to provide a clock to the system-level design example. Internally, the clock signal is distributed on a global clock buffer to all synchronous logic cells.
|
Name |
Sense |
Direction |
Description |
|---|---|---|---|
|
clk |
EDGE |
IN |
Receives the master clock for the system-level design example. |